.

Design for Test (DFT)DFT knoweldge with hands on experience. Scan extraction and DRC analaysis along with Coverage debugs.

Design for Test (DFT)
DFT knoweldge with hands on experience.
Scan extraction and DRC analaysis along with Coverage debugs.
ATPG experience and have to work on setup creation/pattern generations and debugs.
Hands on Simulation experience with and without Timing.
Post silicon debug support and scripting knoweldege for day-to-day executions.
Have to analyze the issues and need to react quickly with team player.
Bengaluru (Work from Office)
Experience - 3 to 5 years

Share resume on careers@hiringlabs.in
ibaad ibaad Author